Full Circuit releases greatly enhanced TestBench Tool:
Easily create testbenches (VHDL) with this low cost but powerful tool.
Extracts entity from VHDL source and creates testbench VHDL source. Fills in signal names on tool so that all the user has to do is construct the test patterns.
Testbench VHDL source is not changed each time a test is revised (Test patterns are saved to a test vector file) so VHDL is only compiled once.
Supports complex formulae for describing signal relationships. Has repeat sub section and repeat section. Text entry and plot view. Description displays in simulator as each test is executed.
Tests can be constructed in sections and test vectors built from one or all sections.
Testbench source is small and simple to allow easy user enhancement. User modifications are protected from change by tool. User can modify project testbench for local changes or template testbench for global changes (i.e. adding user functions).
Test vectors are not limited just to entity signals but can include variables and times. A typical use of this would be to pulse a clock line N times rather than have N vector file entries. Note that the clock line can still be a signal so the vectors can drive the clock directly at the change over for better control (i.e. use N-1 in variable). Another use could be to supply data where source is incomplete
Freeware (needs license file downloaded and installed too)
Note requires Excel 97 or greater.
SCREENSHOTS and WORKED EXAMPLE
www.fullcircuit.com/content/vhdl-testbench-tool or www.fullcircuit.com (for site navigation menu and other items)